

Current status of the phase change memory and its future

Stefan Lai

Intel Corporation, RN2-05
2200 Mission College Blvd, Santa Clara, CA 95052-8119

Abstract

With the increasing challenge of scaling floating gate non-volatile memory technology to beyond 65 nm, alternative memory technologies are being investigated. Chalcogenide based phase change memory (1) is one of the alternative memory candidates. In this review, the physics and operation of phase change memory will first be presented, followed by discussion of current status of development. Finally, the scaling capability of the technology will be presented. The scaling projection shows that there is no physical limit to scaling down to the 22 nm node with a number of technical challenges being identified.

Introduction

Chalcogenide phase change memories are being studied as a candidate for next generation non-volatile memory. The basic phase change material is a GeSbTe alloy and is the same family of material used in optical re-writable CD/DVD RW




Figure 1: Basic cross section of the phase change memory

disks (2). In the optical disk application, a laser beam with different intensity is used to heat a small volume to switch the material between crystalline and amorphous states. The memory state is determined by reflectivity of the memory layer. In the phase change memory (Fig. 1), electric current of different magnitudes are passed from a heater element to the chalcogenide material and local joule heating is used to change the programmable volume around the contact region. Higher current and fast quenching freezes the material to an amorphous state giving high resistance. The time required for switching to amorphous state is typically less than 10-30 nSec, and the thermal time constant of the cell structure is

typically a few nSec only. Figure 2 shows the 3D temperature profile for a typical current pulse (3, 4). It can be




Figure 2: Temperature profile for amorphous state switching

seen that only a small volume of material is being heated to above 650C, sufficient to switch to amorphous state. The temperature drops off quickly and in less than a cell distance away, the material stays below the melting temperature and does not go through a phase change. Medium current for longer pulse time is used to re-crystallize the region to a crystalline state, which has low resistance. A much lower





Figure 3: IV curve of basic memory element

current with essentially no joule heating is used for reading the memory, differentiating between the high (amorphous) and low (crystalline) resistance states. Figure 3 shows the basic IV curve of the memory device. A negative resistance is observed when the material switches from a high resistance off state to a low resistance on state used for programming. Once the device current exceeds a minimum level, the IV curves are the same independent of the initial memory state or phase of the material. This gives the direct write characteristics of the memory. This direct write capability

well as change in composition of chalcogenide alloy. To compete as a non-volatile memory, retention characteristics are important. It was shown that the crystallization of the

The basic phase change memory has been demonstrated by several different research groups (5, 6, 7). There are three areas of focus in current development: 1. Cell physics study, 2. Cell program current reduction and 3. High density array manufacturing development. All three focus areas will be discussed in this paper.



intrinsic material has high activation energy of 3.47 eV (Fig. 6) and extrapolated retention time at 85C is orders of magnitude more than the 10 year goal. However, it is expected that in high volume manufacturing, extrinsic defect mechanisms will dominate retention characteristics.

The second focus area of recent development is switching current reduction. The programming current is typically

Figure 1 is a line graph showing the relationship between Technology Node (nm) on the x-axis and Contact Area (nm²) on the y-axis. The x-axis ranges from 0 to 280 nm, and the y-axis ranges from 0 to 30,000 nm². Two data series are plotted: Bottom Contact (black squares) and Edge Contact (red circles). Both series show an increasing trend in contact area as the technology node increases. The Bottom Contact series starts at approximately 3,000 nm² for 40 nm and reaches 30,000 nm² at 200 nm. The Edge Contact series starts at approximately 1,000 nm² for 40 nm and reaches approximately 5,000 nm² at 280 nm. A horizontal line at approximately 4,000 nm² is labeled 'Reduced by Etching'. An arrow points to the Edge Contact data at 200 nm, labeled 'This Work'.

Technology Node (nm)	Bottom Contact (nm ²)	Edge Contact (nm ²)
40	~3,000	~1,000
60	~5,000	~1,500
80	~8,000	~2,000
100	~12,000	~2,500
120	~18,000	~3,000
140	~25,000	~3,500
160	~30,000	~4,000
180	~30,000	~4,500
200	~30,000	~4,800
220	~30,000	~5,000
240	~30,000	~5,200
260	~30,000	~5,500
280	~30,000	~5,800

Figure 8: Edge contact current reduction

larger than 1 mA based on 180 nm lithography. For practical products, it is desirable to reduce the current to few hundreds of μA . The programming current scales with the contact area and improves with lithography scaling. One of the more innovative ideas to reduce programming current is the edge contact (Fig. 7) reported by Y.H. Ha, et al (8). The contact area is determined by a thin film thickness in one dimension and very low programming current is achieved (Fig. 8). Another idea for improvement is to dope the chalcogenide material with nitrogen (9) based on research work on rewritable optical memory disks. Higher resistance material is achieved by nitrogen doping and this leads to reduced programming current.

The third focus area is the study of array architecture and statistical manufacturing and reliability learning. In an array construction, either a transistor or a diode is required for switching the memory element. In order to achieve the




Figure 9: Set and reset resistance distribution in memory array

smallest cell size, the diode selection device is preferred. Given the fact that one is trying to sense change in resistance, parasitic paths of series resistance as well as leakage current are very important. A 4Mbit test chip has been fabricated based on 180 nm lithography. Figure 9 showed the resistance distribution in a memory array. The array distribution is wider compared to single cells due to parasitic effects but there is still a good operating window between the highest resistance set bit and the lower resistance reset bit. Another challenge in array construction is the fact that wordlines are required to pass the relatively large reset current, as opposed to the case of a floating gate transistor where the wordline current is small, requiring only to charge the control gates capacitively. As a result, for phase change memory, larger X-decoders are required to handle the current, requiring higher support circuit overhead and larger die area.

Scaling

Given the high level of R&D investment required to introduce a new memory technology, it is important that the technology can be scaled for multiple generations. One key scaling concern is proximity disturb. Analysis and experiments showed that it is not a problem. First, measured

data showed that for current structures, programming of one cell multiple times has no impact on adjacent cells. The simulation data shows that the decrease in radial temperature,




Figure10: Temperature as function of normalized radial distance for different size memory contact

when normalized to the dimension of the heating area, falls on a universal curve (Fig. 10). As long as the heating area is




Figure 11: Ireset (in mA) as function of contact diameter

scaled with the cell area, the proximity effect will scale for different generations. Using the scaling of Ireset current with contact diameter (Fig. 11), the scaling of ovonics memory is evaluated. Table 1 shows one example of scaling under constant device voltage. The basic memory parameters scale directly with the smaller geometry. With an assumption of 10% vertical dimensional scaling of the diode parameters, the resistance of the memory cell goes up by over 50% per generation. While this increase reduces the signal level, it is judged that it is still well within the sense circuit capability of modern day memory technology design.

Conclusions

Phase change memory based on chalcogenide alloy has demonstrated the basic capability of high cycle, fast read and write, low voltage and moderate energy operation. It is also

Table 1: Phase change memory scaling based on assumption of constant voltage across memory and diode stack

		130 nm	90 nm	65 nm	40 nm	32 nm	22 nm	Scaling Percent	Comment
DRAM 1/2 Pitch	nm	130	90	65	45	32	22	-30%	Moore's Law
Electrode Contact Dimension	nm	47	33	23	16	11	8	-30%	Sublitho Dimension Scales with Moore's Law
Ireset	μA	500	294	171	99	57	35	-41%	From actual data and extrapolated
Chal thickness	nm	60	50	40	30	30	30	-13%	Scale for AR, min 30nm for Spreading R
Rset Chal	KΩ	1.6	2.5	3.8	5.5	9.6	12.2	50%	Spreading resistance model
Rset Electrode Heater	KΩ	0.8	1.4	2.3	4.0	7.1	11.4	70%	0.4V heater voltage
Rset Total	KΩ	2.4	3.9	6.1	9.5	16.7	23.6	58%	Chal + Heater
Diode area	nm ²	18590	8910	4648	2228	1091	535	-51%	Cell diode area = 1.1 square features
Deep trench depth	nm	440	396	356	321	289	260	-10%	Process Assumption
Buried WL Depth	nm	390	351	316	284	256	230	-10%	Process Assumption
Shallow trench Depth	nm	200	180	162	146	131	118	-10%	Process Assumption
P+ Junction Depth	nm	120	108	97	87	79	71	-10%	Process Assumption
Vertical Diode Depth	nm	270	243	219	197	177	159	-10%	Buried WL-P+ junction
Wordline depth under trench	nm	190	171	154	139	125	112	-10%	Buried WL-Shallow trench
Diode J vertical	A/cm ²	2.69E+00	3.30E+00	3.68E+00	4.46E+00	5.19E+00	6.57E+00	20%	Increases with smaller diode area
Diode vertical IR drop	V	0.070	0.077	0.078	0.085	0.089	0.101	8%	Vertical scaling offsets current increase
Buried WL J lateral	A/cm ²	2.02E+04	1.91E+04	1.71E+04	1.59E+04	1.44E+04	1.42E+04	-7%	Decreases with I reset
Buried WL lateral IR drop	V	0.20	0.12	0.07	0.04	0.02	0.01	-41%	Decreases with smaller Cell
Diode Forward Voltage Drop	V	1.37	1.30	1.25	1.22	1.21	1.21	-2%	Small change in Voltage drop

projected that the basic memory element can scaled to 22 nm node. The challenge is to demonstrate high volume manufacturability as well as reliability and this will be the focus of continuous development work.

Acknowledgments

The author would like to thank Tyler Lowrey and Stephen Hudgens who are the key contributors to this paper. He also wishes to acknowledge the support and many contributions from Intel and Ovonyx personnel in all areas of the development program.

References

- (1) R. Neale, D. Nelson, Gordon Moore, "Nonvolatile and reprogram able, the read-mostly memory is here," Electronics, pp56-60, Sept. 28, 1970.
- (2) N. Yamada, E. Ohno, K. Nishiuchi, N. Akahira, M. Takao, "Rapid-phase transitions of GeTe-Sb₂Te₃ pseudobinary amorphous thin films for an optical disk memory", J. Appl. Phys., v69 #5, pp2849-2857, 1991.
- (3) G. Wicker, "Nonvolatile, high density, high performance phase change memory," SPIE vol. 3891, pp2-9, Oct. 1999.
- (4) G. Wicker, "A comprehensive model of submicron chalcogenide switching devices," Ph.D. Dissertation, Wayne State University, Detroit, MI, 1996.

- (5) S. Lai, Tyler Lowrey, "OUM – A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications", Session 36.5, IEDM Technical Digest, 2001.

- (6) M. Gill, T. Lowrey, J. Park, "Ovonic Unified Memory- A High-performance Non volatile Memory Technology for Stand Alone Memory and Embedded Applications", TD 12.4, Proceedings of ISSCC, 2002.

- (7) Y.N. Hwang, J.S. Hong, S.H. Lee, S.J. Ahn, G.T. Jeong, G.H. Koh, J.H. Oh, H.J. Kim, W.C. Jeong, S.Y. Lee, J.H. Park, K.C. Ryoo, H. Horii, Y.H. Ha, J.H. Yi, W.Y. Cho, Y.T. Kim, K.H. Lee, S.H. Joo, S.O. Park, U.I. Chung, H.S. Jeong, Kinam Kim, "Full Integration and Reliability Evaluation of Phase-change RAM based on 0.24 μm-CMOS Technologies", Symposium on VLSI Tech Digest of Tech Papers, 2003.

- (8) Y.H. Ha, J.H. Yi, H. Horii, J.H. Park, S.H. Joo, S.O. Park, U-In Chung, J.T. Moon, "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption", Symposium on VLSI Tech Digest of Tech Papers, 2003.

- (9) H. Horii, J.H. Yi, J.H. Park, Y.H. Ha, I.G. Baek, S.O. Park, Y.N. Hwang, S.H. Lee, Y.T. Kim, K.H. Lee, U-In Chung, J.T. Moon, "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM", Symposium on VLSI Tech Digest of Tech Papers, 2003.